



hm

7

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

9C 410T

In re the Application of: FUKASAWA, Shinji

X/E

M. Brunson

Group Art Unit: 2814

3/25/03

Serial No.: 09/855,590

Examiner: Tuan N. QUACH

Filed: May 15, 2001

P.T.O. Confirmation No.: 1417

For: SEMICONDUCTOR DEVICE HAVING A MULTIPLE LAYER WIRING
STRUCTURE, WIRING METHOD, WIRING DEVICE, AND RECORDING MEDIUM

M. Brunson
4/30/03

PRELIMINARY AMENDMENT UNDER 37 CFR §1.111

Commissioner for Patents
Washington, D.C. 20231

February 10, 2003

Sir:

Prior to examination on the merits, please amend the above-identified application as follows:

IN THE CLAIMS:

Amend claims 1-2 and 6 as follows:

1. (Twice Amended) A semiconductor device having a multiple layer wiring structure that is provided with two or more metal layers and having a stack VIA portion for connecting in a connection area a connection metal layer and a layer to be connected that is removed from the connection metal layer with one or more intermediate metal layers, comprising:
- two or more partitioned intermediate metal layers that are partitioned inside the connection area; and
 - an intermediate metal layer wiring area that is sandwiched by the partitioned intermediate

RECEIVED
FEB 13 2003
TC 2800 MAIL ROOM

Match and Return

OK to
enter
per RCE
Tg
4/29/03